Abstract
Introduction
Test cost is a major component of the manufacturing cost for system-on-chip (SOC) integrated circuits. In particular, test data volume is a major contributor to SOC test cost. Large test data volumes lead to an increase in testing time and the need for multiple ATE channel reloads, either from workstations across a network or from slow hard disks. As a result, a number of techniques have recently been presented in the literature to reduce test data volume, and thereby reduce test cost [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] . One such technique is test compaction, which relies on ATPG techniques to generate a small test set with maximum fault coverage [1, 2, 3] . Techniques to generate test sets with a close-to-minimum number of patterns have been developed for full-scan sequential circuits [2, 3] . For scan-based circuits however, test compaction alone does not provide sufficient reduction in test data volume if the number of scan flip-flops is very large, since test data volume is proportional not only to the number of test vectors but also to the number of scan flip-flops.
Recently, a number of methods have been proposed for reducing test data volume using compression methods. The key idea here is to compress test data using one of several techniques and use a small amount of embedded hardware for on-chip decompression. Test compression methods can be classified in terms of the type of embedded hardware employed for test delivery. For example, when the decompression hardware is based on an LFSR, reseeding is one of the efficient test compression methods [4 , 5, 6] . There also exist several methods for compressing test data by encoding test sets using statistical and run-length encoding [7] [8] [9] [10] [11] . The decompression hardware for these methods consists of a sequential circuit implementing a finite state machine. Test compression methods that use a combinational circuit as a decompressor have also been proposed in the literature [12, 13] . Finally, a number of methods using an embedded processor for software-based decompression have been proposed, e.g. [20] .
Test compression is sometimes based on test patterns generated by ATPG. It is known that unspecified values of the test patterns are very useful to derive higher compression ratio. On the other hand, test generation with leaving unspecified values cannot make the size of the test set be smaller because compaction using reverse order fault simulation [16] or double detection [2] might be useless for the unspecified test patterns. Although high compression ratio can be obtained from a larger test set in general, the resulting test data volume from the large test set may still be larger than that from a compacted test set for the same circuit. Thus if we can compress a highly compacted test set efficiently, test data volume can be reduced. *The work of S. Kajihara was supported in part by Monbu Kagakusho Grants-in-Aid for Scientific Research 14780228. The work of L. Li and K. Chakrabarty was supported by the National Science Foundation under grants CCR-9875324 and CCR-0204077, and by a graduate fellowship from the Design Automation Conference.
When a highly compacted test set is generated in which every bit of test patterns is specified as either to 0 or 1, there exist values in the test set that can be changed to the opposite logic values without losing fault coverage. One can regards such input values as don't-care (X). A method, called maximal compaction, was developed for identifying an X in a test pattern for a fault [1] . A method for identifying the Xs in the entire test set was proposed in [17] . Since there are many combinations of X inputs in general, the method finds one including as many X inputs as possible. It is reported that, even for a highly compacted test set for ISCAS benchmark circuits, approximately half of values are Xs. Since we can treat the Xs of test patterns as well as unspecified values, we can utilize the Xs for test compression.
In this paper, we present a test modification method for test compression that maximally derives the capability of a run-length based encoding such as Golomb encoding or FDR encoding. Before encoding given test patterns, we efficiently change values of some bits of the test patterns using a technique of don't-care identification [18] . This procedure retains the fault coverage of the test set. The bit values to be changed are selected so that two runs in the test patterns are concatenated into one longer run. Since a gain with each concatenation is different depending on the run-length of prefix and tail for the changed bit, we prepare and refer a gain table that gives the number of bits reduced by encoding after concatenation of two runs. According to the gain table, we pinpoint bit positions that produce larger gain for test modification, and apply the don't-care identification such that Xs on the bits are found maximally. The procedure of test modification is iteratively applied to the test patterns. As a result, the given test patterns are modified optimally for test compression. Experimental results for ISCAS benchmark circuits show that the proposed method can compress test sets efficiently. This paper is organized as follows. In Section 2, we explain techniques used in the proposed method. In Section 3, we explain the proposed method. In Section 4, we present experimental results for ISCAS benchmark circuits and finally conclude this paper in Section 5.
Preliminaries
In this section, we explain techniques used in our work.
Run-length based encoding
As methods for encoding test patterns, FDR (Frequency Directed Run-length) encoding [8] and Golomb encoding [7] is well-known. These methods compress test data by encoding successive 0s in the test patterns with a codeword. In this paper, each set of test patterns before and after encoding are denoted by T D and T E , respectively. Table 1 (a) and Table 1 (b) show an example of code assignments with FDR coding and Golomb coding with group size 4, respectively. When a test set in Fig. 1(a) is a given, it is compressed with the FDR encoding as shown in Fig.  1(b) . Note that we treat test patterns in the given test set as one stream by concatenating all the test patterns in serial.
The run-length based encoding produces shorter codes, when there are more 0s in the test patterns and the length of each run is longer. Therefore the more unspecified values the test set includes, the lesser the test data Tail  Codeword  A1  0  0  0  00  1  1  0 1  A2  2  10  00  1000  3  01  1001  4  10  1010  5  11  1011  A3  6  110  000  110000  7  001  110001  8  010  110010  9  011  110011  10  100  110100  11  101  110101  12  110  110110  13 111 110111
Group run-length Prefix Tail  Codeword  A1  0  0  00  000  1  01  001  2  10  010  3  11  011  A2  4  10  00  1000  5  01  1001  6  10  1010  7  11  1011  A3  8  110  00  11000  9  01  11001  10  10  11010  11  11  11011 volume is potentially.
Don't-care identification
Test patterns of a test set generated do not have unspecified values generally because they are specified by random fill or static/dynamic test compaction [19] for the detection of faults other than the target fault. However, some primary input values may be changed to opposite logic values without losing fault coverage. One can regard such input values as don't-cares (Xs). A method for identifying Xs of a generated test set has been proposed in [17] . The method in [17] determines as many Xs as possible in the test patterns of the given test set.
To Xs identified, logic values can be reassigned for the purpose of reducing test data volume. If a reassigned value is the same as the original value, the X is meaningless. Generally the test set with Xs is not uniquely determined, and there are many possible combinations of bit position of the Xs. Desired bit position of the Xs depends on the purpose of the reassignments to the Xs, while the Xs are typically used for test compaction/compression or test power reduction. If it is known that some bits do not have to be changed to Xs, Xs on the other bits can be increased.
A method for placing the Xs on a maximal number of specific bits of a test set has been proposed in [18] . The method allows a user to specify bits for the placement of Xs for each one of the given test vectors. The specific set of bits that should be maximally changed to Xs is specified using a pattern set given together with the given test set. We call the pattern set a mask pattern set, and in short a mask set. Each mask pattern is associated with a test pattern. An example of a mask set for test set T in Fig. 1(a) is shown in Fig. 2(a) where 'x' means a bit to be changed to an X, and 'f' means a fixed bit, i.e., an X on the bit is not needed. An example of a possible test set is shown in Fig. 2(b) .
Proposed method

Motivation
It can be easily imagined that the X identification technique is suitable for test compression of the given test patterns. Especially, when we can specify bit positions to be changed to an X, the test patterns would be modified so as to derive the effect of test compression maximally. For the run-length encoding, since we need more 0s in the test set, we should prepare a mask set such that bit positions with 1 in the given test set are set to 'x', and the others are set to 'f'.
Suppose that the test set in Fig. 1(a) is compressed. The mask set for the test set would be prepared as shown in Fig.  3(a) . For the original test stream TD 0 , we consider two possible streams, TD 1 and TD 2 in Fig. 3(b) , which may be obtained from possible test sets with Xs. When we compress TD 1 with FDR encoding according to Table 1 (a), compressed test data TE 1 as shown in Fig. 4 is obtained because by assigning value 0 on the Xs in TE 1 . The gain obtained by modifying TD 0 to TD 1 , which is calculated by |TE 0 | -|TE 1 |, is 4 bits, where |TE i | means the number of bits of TE i . On the other hand, from TD 2 , TE 2 is obtained and no gain is obtained by the modification. Although the number of Xs in TD 1 and TD 2 is the same, the gains are different. It is observed that there is a bit in the original test set that produces larger gain by changing it to an X, while there is a bit in the original test set that does not produce large gain by changing it to an X.
Gain table
By changing a bit value, two runs in the test patterns are concatenated into one longer run. As shown in the above example, a gain with each concatenation is different depending on the run-length of 0s in prefix and tail for the changed bit. In the case of TD 1 in Fig. 3(b) , a run with length 2 was concatenated with another run with length 2. As a result, a run with length 5 was created by assigning 0 to the X. From the codeword in Table 1 (a), since both codes of the run with length 2 and the run with length 5 consist of 4 bits, the gain by changing the bit was 4 bits. On the other hand, in the case of TD 2 in Fig. 3(b) , two runs with length 1 were concatenated. But no gain was obtained because two runs with length 1 make a 2-bit code twice and the concatenated run with length 3 makes a 4-bit code.
Based on the table for code assignments in Table 1 , we can compute the gain for each bit whose value is 1 in the given test streams when the bit value is changed to 0. The gain is independent of generation of the test set and just computed from the prefix run-length and the tail run-length for the bit with value 1 statically. Hence we prepare and refer a 2-dimensional table that gives the number of bits reduced by encoding after concatenation of two runs. We call it a gain table. The gain table for FDR coding is given in Table. 2. The line number and the column number indicate the 
Pinpoint bit modification
In order to avoid identifying Xs on bits with small gain, we define a threshold of gain, g min . We check the gain of each bit with value 1 according to the gain table and create a mask set so that if the gain of a bit is grater than or equal to g min , then put 'x' on the bit, otherwise put 'f'. We initially set g min to 8, and we iterate a procedure to identify Xs and to assign 1 to the X as long as Xs are found. If the test set cannot be modified for the given, we decrease g min and continue the procedure.
We give an outline of the procedure below.
Step 0: Set a given test set to T, and set g min to 8.
Step 1: From test set T and the gain table, create a mask set such that bits whose gain is grater than or equal to g min are set to 'x', and the other bits are set to 'f'.
Step 2: identify Xs on bits in T specified by the mask set.
Step 3: For each X identified, if the gain by assigning 0 to the X is still greater than or equal to g min , assign 0 to the X. Otherwise, reassign 1 to the X. Let T' be the resulting test set.
Step 4: If T = T', then set g min to g min -2. If g min < 0, then stop.
Step 5: Set T' to T, and go to Step 1.
Although the don't-care identification is performed based on the test set and the mask set, we don't assign 0 not to all Xs found. This is because, after a value of a bit was changed to 0, the gains on the adjacent bit with "1" may vary. The gain by two bit change is not equal to the sum of the gains by individual bit change. This procedure is based on a greedy algorithm in order to save computing time, i.e., we try to change the bits with larger gain obtained with individual bit change. Hence the optimum solution on the modified test patterns is not guaranteed.
In Fig. 5 we illustrate an example of the procedure. Example:We assume that a test set TD 0 is given. The gain of each bit is calculated as shown in the second line. As there is no bit whose gain is greater than 4, we start explanation from the case of g min =4. The mask set for TD 0 is created in mask set_0. Suppose that a test set TD 0 ' is obtained from TD 0 and mask set_0. Then, value 0 is assigned to the X in TD 0 ', and resultant test set becomes TD 1 . Depending on the gain of each bit in TD 1 , mask set_1 is created, where g min =2.
We suppose that two Xs in TD 1 are identified as shown in TD 1 '. While we assign 0 to the left X, we don't assign 0 to the right X because the gain is reduced to 0 that is less than g min after the assignment to the left X. The procedure would still continue after obtaining TD 2, until the test set cannot be modified. We omit the explanation here.
Experimental results
We implemented the proposed method on a PC (PentiumIII 1.80GHz, 256MB) using C programming language, and applied it for fully scanned ISCAS'89 benchmark circuits. As the initial test sets, we prepared highly compacted test sets [2] , and used a 200x200 matrix as the gain tables. Table 3 shows experimental results for FDR coding and Golomb coding with m=4. The second column and the third column list the number of test patterns in each test set and the number of bits in each test pattern to be compressed. We refer to volume of the original test data as TD, and volume of the compressed test data as TE. The columns headed "FDR" and "Golomb" present the number of We analyzed the procedure and data compressed with FDR coding. Table 4 presents some data for discussion. The columns headed "#1s" and "#1to0s" gives the number of bits whose value is 1 in the original test set, and the number of bits whose value is changed from 1 to 0 by the proposed method. The following five columns present the number of iterations for each g min in the procedure. The last column gives run time. The proposed method could changes approximately 75% of 1s of the given test set to 0. As the most of the changes were done in g min =2, we would consider additional criterion for pinpointing bits in g min =2 as a future work. While the iterations of the procedure were more than twenty times, it was done still in practical computing time. Table 5 gives comparisons of the proposed method with others. The column of "nonpinpoint" shows the results without using the gain table, i.e., the procedure tries to change all 1s in the test set to 0s without notice. The following columns gives results of EFDR coding [9] , variable-length Huffman coding [14] , RESPIN++ [15] , and XOR network [12] . For many circuits, the proposed method showed the highest performance on compression. For s35932, however, our method could not work very well, because the number of bits with value 1 in the test set was greater than that with value 0. For such a circuit, we should change value 0 to 1 in the test set, and compress it based on the runs with 1.
Conclusion
In this paper, we presented a test modification method for test compression that maximally derives the capability of a run-length based encoding such as FDR encoding. Before encoding given test patterns, we changed values of some bits of the test patterns using the technique of don'tcare identification that retains the fault coverage of the test set in any way. The bit values to be changed were selected such that two runs in the test patterns are concatenated into one longer run. In order to maximize the gain obtained by the concatenation, we prepared and referred a gain table that gives the number of bits reduced by encoding after concatenation of two runs. Then, we pinpointed bit positions, and apply the don't-care identification. The procedure of test modification was iteratively applied to the test patterns. Experimental results for ISCAS benchmark circuits showed that the proposed method could compress test sets efficiently.
